Abstract. Performance modelling is an important tool utilised by the High Performance Computing industry to accurately predict the runtime of science applications on a variety of different architectures. Performance models aid in procurement decisions and help to highlight areas for possible code optimisations. This paper presents a performance model for a magnetohydrodynamics physics application, Lare. We demonstrate that this model is capable of accurately predicting the run-time of Lare across multiple platforms with an accuracy of 90% (for both strong and weak scaled problems). We then utilise this model to evaluate the performance of future optimisations. The model is generated using SST/macro, the machine level component of the Structural Simulation Toolkit (SST) from Sandia National Laboratories, and is validated on both a commodity cluster located at the University of Warwick and a large scale capability resource located at Lawrence Livermore National Laboratory.
Introduction
Increasing compute performance and maximising supercomputer utilisation has long been a major goal within the High Performance Computing (HPC) industry. Users of these supercomputers are building increasingly more complex and computationally intensive applications, furthering research in a wide variety of science and engineering areas.
In order to meet the demands of the industry, HPC centres are starting to move away from traditional architectures and towards new technologies. One such technology is that of many-core, utilising large numbers of processor units, possibly as part of a heterogeneous architecture. The highly parallel SIMD nature of many-core units, such as GPUs and Intel MIC, allows faster processing of large amounts of data, and can offer performance gains for scientific applications [1] [2] [3] .
With this increase in technical complexity, it is important to ensure these resources are used effectively. By being able to accurately predict the run-time of a code for a given architecture, we are not only able to make more efficient use of the hardware, but we can also rapidly compare code performance on a variety of different architectures. Furthermore, we are also able to extrapolate results past existing core counts, making predictions of code performance at scale.
In order to predict run-time performance, we need to capture the run-time behaviour of the application and the performance characteristics of the target system. We can then infer information from this data. This process is known as performance modelling. In this paper we describe the development of a performance model for the 2-dimensional variant of Lare, a representative plasma physics application. Lare is a Lagrangian remap code, used for solving magnetohydrodynamics (MHD) equations [4] , and is being developed at the University of Warwick.
Specifically we make the following contributions:
-We develop a performance model for Lare. This is the first known predictive performance model for Lare and allows for the prediction of run-time on a variety of current and future architectures based on a minimal number of input parameters. It has been developed such that any future changes or optimisations in the code base can be readily incorporated into the model;
-We validate this performance model on two HPC systems: a commodity cluster located at the University of Warwick and a 260 TFLOP/s capability resource located at Lawrence Livermore National Laboratory (LLNL). We demonstrate an accuracy of greater than 90% for both weak and strong scaled problems;
-Finally, we use our model to provide an evaluation of possible optimisations to Lare. Specifically we perform an investigation into the potential improvements that can be gained from a move towards an Arbitrary LagrangianEulerian (ALE) code in which a more expensive remap step can be applied less frequently.
The remainder of the paper is organised as follows: Section 2 provides a summary of related work; Section 3 provides a background to performance modelling and the operation of Lare; Section 4 discusses the approach taken in developing the performance model; Section 5 provides a validation of the accuracy of the model; Section 6 uses the model to detail potential gains from future optimisations. Finally Section 7 concludes this paper.
Related Work
Performance models are a vital tool used by the HPC industry in order to predict the run-times of an application. These predictions can then be used to aid procurement decisions, identify optimisation opportunities, or to predict the behaviour of an application running on a hypothetical future architecture at scale [5] .
Hammond et al. [6] show how performance modelling can be used to provide a comparison between two different systems, and use this comparison to aid procurement decisions. They show that the ability to make predictions at scale can be more valuable than the information obtained from small scale benchmarks. In [7] , Herdman et al. use a performance model of an industry strength hydrodynamics benchmark to provide guidance for the procurement of future systems. The authors use their performance model to generate a range of predicted values for comparison, spanning multiple architectures and compiler configurations.
In addition to allowing us to assess current architectures, performance modelling also plays a vital role in enabling us to look at the performance of applications on future architectures at scale. Pennycook et al. [8] show how performance modelling can be used to provide an insight into how applications will perform on a variety on architectures, highlighting the potential benefits of using manycore architectures. Finally, in [9] it is shown that performance modelling can be applied to emerging distributed memory heterogeneous systems to provide an analysis of the performance characteristics and to accurately predict run-times for an application [10] .
In [11] a model of parallel computation, LogGP, based on the LogP [12] model, is introduced. It extends the predictive performance of LogP by including the ability to accurately predict communication performance for small messages. This in turn forms the basis on which plug-and-play models can be built, as shown in [13] . The authors show that a model can be built that is able to accurately predict the run-time of an application on a variety of architectures, whilst taking a minimal set of input parameters. This approach has successfully been used by others, including Davis et al. [14] and Sundaram-Stukel et al. [15] , and is the basis of the approach taken in this paper.
The previous methods of developing an analytical performance model have been purely mathematically based, but as levels of concurrency and message passing continue to climb this is becoming increasingly difficult to do accurately. By instead simulating the topologies of machines, and message passing behaviour of applications, we can hope to gain increased accuracy. This simulation of hardware can be done using an abstraction of the machine, using both virtual processors and interconnect. By providing values for the specifications of the processors and the interconnect, we can then reproduce the communications performed by the application. By having this closeness between software and hardware it allows for greater performance optimisation of both, as seen in the co-design approach that is being used to move us towards exascale [16] [17] [18] .
One such tool that facilitates this machine level simulation is SST/macro, one component of Structural Simulation Toolkit [17] from Sandia National Laboratories. SST/macro allows for simulation style models to represent both the control flow of an application, and the message passing behaviour. In doing this it can fully consider such factors as contention and network topology, areas which had previously introduced inaccuracy into analytical models. In order to make use of these advantages, SST/macro has been used to construct the model used in this paper.
Background

Lare
To solve MHD equations, Lare uses an approach based on control volume averaging using a staggered grid. This approach is extended to include complex components such as magnetic fields and shock forces. Lare is run on a fixed size grid for a set number of iterations, an outline of which is shown in Figure 1 . The grid used in Lare is 2-dimensional with its width (N x ) and height (N y ) set at run time. This grid is then decomposed in two dimensions (P x × P y ) such that each processor receives nx × ny cells, where nx = N x /P x and ny = N y /P y .
CALL l a g r a n g i a n s t e p 4 CALL e u l e r i a n r e m a p ( i ) 5
. . . 6 END DO The main area of computation in Lare is represented by two key steps, each executed once per iteration: the Lagrangian step; and the Lagrangian remap. The Lagrangian step contains the majority of the computationally intensive physics, representing a significant proportion of the run-time. During this step the grid on which the calculations are performed gets distorted. The gridding scheme used in Lare cannot tolerate large distortions of the computational domain without frequent remapping operations. And thus, some work must be done to correct the grid before computation can continue. The Lagrangian remap reforms the grid to its proper coordinates, and involves a significant amount of computation and a series of near-neighbour exchanges are required, which ensures neighbouring cells hold the appropriate values.
Performance Modelling
The general run-time of a parallel application can be described by Equation 1, which states that the total run-time is the combined total of the compute and communication times.
When developing a performance model it is usual to start with the simplistic case of a serial run, as it contains no communications. In doing this you are able to simplify Equation 1 , to that shown in Equation 2.
This compute term can then be broken down further, to describe the run-time at a function level. This is shown in Equation 3 , where w g is refered to as the 'grind time', and both nx and ny represent the decomposed grid size in the relevant direction.
The term grind time is used to describe the per-cell cost of a function. To obtain these values the code can be instrumented with timers. This can either be done using a profiler such as gprof or scalasca, alternatively the instrumentation can be done manually. Once these grind times have been found they can be put back into Equation 3 to calculate the total compute time.
Developing a Performance Model
In order to fully understand the run-time characteristics of Lare, the code was profiled for both serial and parallel runs. This quantifies the time spent in each subroutine, allowing us to focus our efforts when building our simulation.
In order to construct a model using SST/macro, a skeleton of the code has to be constructed that includes the main areas of compute and communication.
As the generation of a comprehensive skeleton application can be a non-trivial process, a small tool was written to facilitate this. The tool performs static analysis on the Fortran source code, and transforms this information into a SST/macro skeleton model. The tool parses the Fortran source code line by line, splitting the line into tokens based on whitespace. These tokens are then matched against an in-built list of keywords, identifying key areas such as subroutine declarations and invocations. Once a keyword is matched, the line is processed. Subroutine declarations are parsed and replicated in the skeleton code. These subroutines are then populated by any function calls made within them. One of the key benefits of the tool is that it identifies MPI communications and is able to flag these to the user and input them into the skeleton. The tool is able to auto-complete much of the information about the MPI call, leaving only the size of the communication buffer to be provided by the user.
In addition to the skeleton, SST/macro requires machine specific details to be specified, such as: topology, network bandwidth and on-node and off-node latencies. These values are obtained using a series of micro-benchmarks.
In order to accurately populate the skeleton application, the main contributors of run-time need to be identified. By profiling Lare and combining this with our existing understanding, it is clear that the two most significant contributors are the Lagrangian step and the Lagrangian remap as previously discussed.
By combining these two steps, we can develop an equation that accurately and concisely summarises the total run-time of Lare as shown in Equation 4.
In order to make use of this equation, an incremental approach to building a model was taken, starting with the construction of a serial model. We are able to derive values of the relevant w g times by running a version of Lare instrumented with timers. Using these values we are able to develop a model that can predict serial run-time to an exceptionally high level of accuracy, using Equation 4.
Serial Model
Parallel Model
Once a serial model was developed, a parallel model could then be considered in the form shown in Equation 1. The communication in Lare is dominated by two MPI functions, send-receives and all reduces. The send-receive functions are used to swap neighbour cells, whilst the all reduces collate data. By summing the times taken by these operations, we can represent the communications time as:
During the point-to-point communications, the amount of data sent is dependent on the grid size set at compile time. The grid undergoes a coarse decomposition in two dimensions, and is distributed among the processors. This method of decomposition is performed with the aim of minimising the surface-area-to-volume ratio, which in turn increases the ratio of computation to communication. This decomposition strategy is replicated in the model, with SST/macro simulating an exact copy of the communications. Once all the required terms have been identified, they can be incorporated into the model. In order for SST/macro to accurately simulate communications, it requires values for the latency and bandwidth of the target system. These values can be found experimentally with a set of micro-benchmarks that are distributed with SST/macro. Figure 2 shows elements of both the model and original Lare source code for two methods, dm x bcs and remap x. It compares the original source to the equivalent representation in the model. In (a) we see the dm x bcs subroutine that features an MPI Sendrecv. In (b) we can see this has been translated to the equivalent SST/macro MPI call, to be dealt with by the simulated network. Similarly (c) shows an area of compute performed by the original source, this is then replaced by a w g based calculation in (d).
Validation
In order to validate our model, we compare application run times with simulation times for a variety of grid sizes and processor counts on 2 different machines.
Machines
The two machines used in the validation of the model were the resident supercomputer at the University of Warwick, Minerva, and a large scale capability resource, Sierra, located at LLNL. The specification of the two machines used in this study are summarised in Table 2 
Weak Scaled Problem
For a weak scaled problem, the grid size is increased with the processor count with the aim of keeping the compute per processor fixed. This is the approach taken for solving increasingly difficult problems in a fixed amount of time. As the processor count increases, more communication between grid cells is required, leading to a general increase in communication time. As the compute per processor remains the same throughout, we expect that our w g will not change, allowing us to be confident of the predictions for compute time. Table 3 presents a comparison of the experimental run-times against predicated run-times for a weak scaled problem with 3,000,000 cells per core, running for 100 iterations. From the table we can see that the model was able to accurately predict the run-time to an accuracy of greater than 90%. The predicated runtime being consistently slightly lower than the experimental time can be attributed to a small percentage of the run time behaviour not being incorporated in the prediction, such as the set up costs, which are not captured by the model.
Strong Scaled Problem
Strong scaling describes the process of solving a fixed problem size with an increasing number of processors. As the processor count increases the aim is to decrease the run-time. A comparison between experimental run-time and predicted run-time is shown in Table 4 for a 16,800 × 16,800 strong scaled problem, running for 100 iterations. This problem size was chosen to give a sufficiently long run time, but still fit in the available memory. The performance model was able predict the run-time to an accuracy of greater than 90% for a range of core counts.
Evaluation of Future Optimisations
An Arbitrary Lagrangian Eulerian (ALE) generalisation of Lare is under development. This would mean the requirement to remap each iteration will no longer hold, and instead a move to ALE would allow the remap step to only be done once the grid becomes sufficiently deformed. By performing an investigation into the expected performance of an hypothetical ALE variant of Lare we can gain valuable insight into the potential performance gains. By moving to an ALE code, we can vary the frequency of the remap, a metric will be developed to formally determine the value of this frequency (F r ), but initial indications show that remapping will be required, on average, once every tenth iteration (F r = 0.1) over the course of the simulation. By varying the frequency of the remap, the code will be affected in two main ways. Firstly, it will significantly reduce the general cost per iteration in terms of compute, as the remap step will no longer be present. Secondly, reducing the frequency of the remap step reduces the frequency of inter-process communication. In changing the code in this way, the total cost is no longer as described in Equation 4 , but instead includes a term to denote the new remap, as in Equation 6 .
This equation can then be reduced further, as shown in Equation 7 .
In order to express the new total cost, relative to the old, we can extend Equation 4 to include terms for the relative costs. This is shown in Equation 8 .
If we assume no change to the cost of the Lagrangian step (C lagrangian step = 1), we can perform an investigation into how the frequency of remap and the cost of remap affect the overall performance. From Table 5 we can clearly see that reducing the remap frequency offers large performance gains as the remap frequency decreases for reasonable values of C remap new . Optimistic projections for this optimised code hope that it will have a similar cost for the lagrangian step (C lagrangian step = 1), a remap cost that is around twice as large (C remap new = 2) and allow the remap to be performed on average every ten steps (F r = 0.1). From Table 5 we can see this may offer a speed-up greater than 50%.
Conclusion
In this paper we have presented a predictive performance model for Lare, a MHD code developed by, and maintained at, the University of Warwick. This model allows us to predict the run-time of Lare accurately on a variety of platforms. We have validated the accuracy of the model to 90% on two clusters, a commodity cluster located at the University of Warwick and a 360 TFLOP/s capability resource located at LLNL.
The model was shown to perform well for both weak and strong scaling over a wide range of core counts. We have also used our model to provide a forward look at possible optimisations in the Lare code base, with an evaluation of the gains that may be expected. We also plan to extend the model to the 3-dimensional version of Lare and develop predictive performance models for similar physics codes with the aim of drawing comparisons between these and Lare.
